
SENETEEG
68PLCC
U10
SENET II
U78
4504
U74
74C240
U18F
74HC14
RP16
4.7K
RP17
22
RP9
U68
C109
0.1uF
C104
0.1uF
C12
.01uF
C25
22uF
E9
R17 1K
R24 10K
R7 1K
R8 10K
R6 1K
R5 10K
R16 1K
R23 10K
R25 10K
DON'T STUFF
R174 10K
R150 10K
R160 10K
R149 10K
R169 20
R182 20
R193 150
R178 10K
CR16 1N914
CR11 1N914
SDATA TxA
SDATA TxB
SDATA ADR
SENCLK
SENSTB\
SENRST\
SDATA RxA
SENGRD - (J1-13A)
+13VDC
VCC
RESET\ CPU/SEN/AUD
SYS CLK
SCLK256
A[1..31]
PD[0..7]
SENRDY\
SENET SEL\
IO WR\
IO RD\
R206 100
R205 100
SDA
SCL
I2C
To MB EEPROM
(Remove after Mod)
R194 10K
R177 10K
R179 10K
U85
M34R32
OPTIONAL
Remove R179 & Install 24C16 EEPROM
FAILURE (FAILURE DETECTED)
OUT7 (FIRMWARE DEFINEABLE)
IO2B2 (FIRMWARE DEFINEABLE by QUART)
IO3B2 (FIRMWARE DEFINEABLE by QUART)
OUT5 (FIRMWARE DEFINEABLE)
OUT6 (FIRMWARE DEFINEABLE)
U5A
U5D
U5B
U5C
U5F
U5E
DS6 Red
DS4 Yellow
DS1 Yellow
DS2 Yellow
DS3 Yellow
DS5 Yellow
CPU FAILURE
OUT7
OUT5
OUT6
RP2 1K
LED configiration (FRONT PANEL VIEW)
FAIL
OUT7
OUT6
OUT5
IO3B2
IO2B2
DSx
PCB side
C58 0.1uF
C21 0.1uF
C125 0.1uF
C9 0.1uF
C117 0.1uF
R54 10K
U18E
U8
U3
ALL DESIGN, OPERATIVE AND PROCESS DATA PERTAINING TO THE ARTICLE SHOWN ON THIS SHEET IS THE PROPERTY OF INTERNATIONAL GAME TECHNOLOGY, RENO, NEVADA, THIS INFORMATION IS DISCLOSED IN CONFIDENCE AND IS NOT TO BE COPIED, REPRODUCED, REVEALED TO OR APPROPRIATED BY OTHERS, IN PART OR IN WHOLE, WITHOUT THE EXPRESS CONSENT OF IGT. THIS PRINT IS LOANED AND RECIPIENT COVENANTS IT WILL NOT BE USED IN ANY MANNER DETRIMENTAL TO THE INTEREST OF IGT, AND MUST BE RETURNED ON DEMAND.
INTERNATIONAL GAME TECHNOLOGY
9295 PROTOTYPE DRIVE RENO, NV 89511
TITLE
SCHEMATIC, GAME KING 2
PROTECT GAME KING CTR/TT
DWG. SIZE C
DWG. NO. 757 039 11
REV LTR A
DRAWN TDW
DATE 01NOV99
CHECKED
DATE
APPROVED
DATE
SCALE NONE
SHT 5 OF 11
DWG NO 757-039-11