NOTES: (UNLESS OTHERWISE INDICATED)

1. ALL RESISTORS EXPRESSED IN OHMS 1/4W/5%
   ALL CAPACITORS EXPRESSED IN MICROFARADS
2. ALL 14 PIN ICS, PIN 14 IS PWR, PIN 7 IS GND
   ALL 16 PIN ICS, PIN 16 IS PWR, PIN 8 IS GND
   ALL 20 PIN ICS, PIN 20 IS PWR, PIN 10 IS GND

REVISIONS				
REV	ECO	DESCRIPTION	BY/DATE	CHK/DATE
EA		PROTOTYPE RELEASE		
A	2675	PRODUCTION RELEASE	GEP/12MAY97	GEP/20JUN97
B	4451	Added R37-R42 for EMI, Changed FETs (U3-U6) for higher Vth	KTN/10MAR98	



ALL DESIGN, OPERATIVE AND PROCESS DATA PERTAINING TO THE ARTICLE SHOWN ON THIS SHEET IS THE PROPERTY OF INTERNATIONAL GAME TECHNOLOGY, RENO, NEVADA, THIS INFORMATION IS DISCLOSED IN CONFIDENCE AND IS NOT TO BE COPIED, REPRODUCED, REVEALED TO OR APPROPRIATED BY OTHERS, IN PART OR IN WHOLE, WITHOUT THE EXPRESS CONSENT OF IGT. THIS PRINT IS LOANED AND RECIPIENT COVENANTS IT WILL NOT BE USED IN ANY MANNER DETRIMENTAL TO THE INTEREST OF IGT, AND MUST BE RETURNED ON DEMAND.

INTERNATIONAL GAME TECHNOLOGY
9295 PROTOTYPE WAY RENO, NV 89511

TITLE: SCHEMATIC DSPL,7SEG,960 STPR

DWG. SIZE	DWG. NO.	REV LTR
C	75117910	B

DRAWN	DATE	CHECKED	DATE	APPROVED	DATE	SCALE	
GENE POWELL	20AUG97	P.A.JOHNSON	20JUN97	G.POWELL	20JUN97	NONE	SHT 1 OF 1

DWG NO 75117910